	Notice of References Cited	Application/Control No. 10/007,151	Applicant(s)/Patent Under Reexamination CORNABY ET AL.	
		Examiner William M. Treat	Art Unit 2183	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,629,236	09-2003	Aipperspach et al.	712/228
*	B	US-6,341,347	01-2002	Joy et al.	712/228
*	C	US-5,778,243	07-1998	Aipperspach et al.	712/11
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Chris Jesshope, "Implementing an Efficient Vector Instruction Set in a Chip Multi-Processor using Micro-Threaded Pipelines", Proceedings of the 6[th] Australasian Computer Systems Architecture Conference, IEEE, 01/29/2001--01/30/2001, pp. 80-88.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office
PTO-892 (Rev. 01-2001)   **Notice of References Cited**   Part of Paper No. 20040808

BEST AVAILABLE COPY